This paper describes a test structure consisting of a ring oscillator and an inverter chain. The load of the elements of the ring oscillator and the inverter chain is programmable. The propagationdelay times measured give a better correlation with real logic circuits.
Introduction
A test structure often used for the characterization of the circuit performance,in a particular process is the ring oscillator C l 1 or the inverter chain C21. Characterization involves the evaluation of parameters such as speed/power product, propagationdelay time and fan-out capability. and inverter chains have been reported. Generally, inverters or NOR gates [31 have been used to built these structures. Ring oscillators and inverter chains are often built with elements having a fan-out or fanin of 1 . The propagation-delay time or oscillation frequency of such structures therefore provides an optimistic prediction of the propagation-delay times measured under real load conditions. This is because effects due to interconnect capacitances and actual circuit loads are not taken into account. Propagationdelay times measured from such structures can therefore only serve as an upper bound for delays that can be expected for the actual logic circuits.
Yu et al. C41 found propagation-delay times in a high speed ring oscillator that varied from 100 ps up to 2 n s . , depending upon the load. Several types of ring oscillator circuits having various fixed loads were used for their measurements.
Several implementations of ring oscillators
This paper presents a test structure consisting of a combination of a ring oscillator and an inverter chain. The elements of this structure are connected to a programmable load varying from a fan-in of 1 upto a fan-in of 15. In this way, the operating environment of the circuit can be simulated in hardware. The measurements can be carried out by means of a conventional automated digital measurement system providing AC-and DC-parametric measurement capabilities.
Circuit description
The circuit diagram of the test structure is shown in figure 1 . A single delay element is denoted as T. If the input RO-enable is HIGH, the circuit acts as a ring oscillator; if the input RO-enable is LOW, the circuit acts as an inverter chain. Two transmission gates are used to select the mode o f operation.
The circuit consists of 43 delay-elements in the ring oscillator mode. The number of delay elements is chosen in such a way that the measurements can be carried out with sufficient accuracy. The input Trigger is used as the start input of the ring oscillator in order to synchronize the ring oscillator and avoid oscillation at a high harmonic frequency. The oscillation frequencv can be measured at output RO-out.
chain consists of 43 delay-elements. If a transition
In the inverter-chain mode the inverter from LOW to HIGH is applied to the input Trigger, a pulse with width w can be measured at the output IC-out. The second input of the first delay element of the inverter chain is connected to HIGH in order to obtain an equal delay path in both ring-oscilla'3r mode and the inverter-chain mode. 
Simulation results
The SPICE simulations of the test structure in the ring-oscillator mode and the inverter-chain mode showed a linear relationship between the propagation delay times and the load of each delay element. The parasitic effects due to the transmission gates were taken into account. The simulation results are depicted in figure 3.
ROC. IEEE 1989 Int. Conference on Microelectronic Test Structures, Vol 2, No. 1, March 1989 . Fig. 3 . Propagation-delay versus load for the inverter chain.
The test circuit is part of a CMOS Process Control Module (PCM) and incorporates test structures for the evaluation of process-parameters, SPICE-mosfet model-parameters and circuit-parameters. A 2 X N probe pad arrangement is used 161. The PCM has been fabricated at the university of Twente in the Retrograde Twin Well UT-CMOS process C71. 
Conclusions
Traditional designs of ring oscillators and inverter chains are often built up with single delay elements, e.g. inverters or NOR gates. The propagation delay times found, only serve as an upper bound for'the actual logic circuits. For a better correlation with real logic circuits the measurements have to be carried out on several test structures, having different load conditions. The circuit presented here offers the capability to carry out propagation delay-measurements on two circuit tvDes and under a number of load conditions. 
